A fully depleted SiGe-on-insulator (SGOI) substrate has been fabricated by a modified Ge condensation technique. The characteristics of the SiGe/ buried-oxide (BOX) interface and the influence on the electrical performance of the SGOI substrate are investigated. The long oxidation time during the fabrication of the fully depleted (FD) SGOI substrate leads to Ge atom pileup at the SiGe/BOX interface, and consequently a large number of interfacial trapped charges are produced. Furthermore, our results disclose that Ge diffusion into the BOX increases the interfacial trapped charges and the fixed oxide charges during oxidation. As a result, the electrical properties of the FD-SGOI substrate degrade due to the poor SiGe/BOX interface.
In the efforts to improve low-power CMOS (complementary metal oxide silicon) circuit performance due to the rapid down-scaling of device dimensions, MOSFETs (metal oxide silicon field effect transistors) with a high mobility channel fabricated in silicon-on-insulator (SOI) are receiving much attention [1] .
SOI incorporation into CMOS provides advantages such as reduced parasitic capacitance, increased circuit density due to better isolation as well as reduced short-channel effects and latch-up. Strained silicon that allows enhanced carrier mobility and increased drive currents also shows high potential in future technology nodes [2] . The combination of strained-Si CMOS with relaxed SiGe-on-insulator (SGOI) or strained-Si-on-insulator (SSOI) has thus attracted much interest due to the combined advantages of these two complementary technologies [3, 4] .
To take advantage of strained-CMOS, a technique to fabricate high-quality relaxed SGOI must be established. Recently, Tezuka et al have proposed a novel SGOI fabrication technology on the basis of Ge condensation by oxidation of the SiGe layer on a SOI layer [5] . In this method, a SOI substrate with an epitaxial SiGe layer is thermally oxidized at a temperature higher than 1000
• C. During oxidation, Ge atoms are rejected from the SiGe-oxide layer and the interface between the SiGe and SOI layers disappears, while the average Ge fraction in the merged layer increases because Ge diffusion out of the layer is blocked by the top thermal oxide and BOX layer. It has also been reported that this technique is quite promising in the fabrication of thin SGOI layers in fully depleted (FD) SGOI-MOSFETs [6] . Unfortunately, since the top semiconductor layer is very thin, a poor semiconductor/buried-oxide (BOX) interface will degrade the FD device performance. Based on our literature search, the characteristics of the SiGe/BOX interface and impact on the electrical performance of the SGOI substrate have not been examined in detail.
In this work, FD-SGOI was fabricated by modified high-temperature oxidation and Ge condensation. The structures and crystalline quality of the materials were studied using transmission electron microscopy (TEM) and high-resolution x-ray diffraction (XRD). The microstructural and chemical properties of the SiGe/BOX interface were assessed using secondary ion mass spectrometry (SIMS) and x-ray photoelectron spectroscopy (XPS). The electrical characteristics were determined by fabricating a semiconductor-insulator-semiconductor (SIS) capacitor structure.
The FD-SGOI substrates were produced by oxidation of Si/SiGe/SOI at high temperature. The starting SIMOX SOI (original Si substrate, p type, 10-20 cm) wafers had a 30 nm thick top Si layer. A 100 nm SiGe epitaxial layer with a uniform Ge composition of 18% was first pseudomorphically grown on the SOI substrate using SiH 4 and GeH 4 precursors. In order to avoid the formation of GeO, mixed (Si, Ge)O 2 or SiO 2 -GeO 2 during the subsequent oxidation processes [7] , GeH 4 was shut off and an additional Si cap about 20 nm thick was produced on top of the SiGe layer as a modification to the conventional Ge condensation technique. In order to get the FD-SGOI substrate with thin SiGe layer, the samples were then oxidized in dry O 2 at 1150
• C for 2 h. After the surface oxide layer was removed by diluted HF solution, Al electrodes were deposited to form the SIS capacitor structure to conduct capacitance-voltage (C-V) measurements.
The SIMS depth profiles before SiO 2 removal by diluted HF are shown in figure 1(a). A good SiO 2 /SiGe/BOX/Si structure is revealed. The elemental depth profiles acquired in the surface oxide and BOX are both very uniform and continuous, and no difference can be observed between the Si-oxide and SiGe-oxide. The entire Ge distribution has shifted away from the oxide completely, indicating that no Ge oxide is embedded in the surface oxide and Ge loss via the formation of mixed (Si, Ge)O 2 or SiO 2 -GeO 2 has been successfully suppressed. Figure 1 (b) plots the Ge and Si relative distributions in the SiGe layer. The Ge fraction is quite uniform due to the large diffusion coefficient of Ge in SiGe, but Ge pileup at the SiGe/BOX interface can be observed. This unusual phenomenon can be explained by the competitive process between Ge diffusion and accumulation [8] . Because the free energy of formation of SiO 2 is much lower than that of GeO 2 [9] , Ge atoms are simultaneously rejected from the SiGe-oxide layer and only pure SiO 2 is left behind at the initial stage of oxidation. Afterwards, Ge diffuses towards the substrate and the interface between the SiGe layer and SOI is smeared while the top Si layer of the SOI is converted into SiGe. This diffusion is blocked abruptly due to the much lower diffusion coefficient of Ge in SiO 2 . At the SiGe/BOX interface, the diffusion rate of Ge decreases, but the accumulation rate of Ge is not affected due to the continuous arrival of Ge atoms. Finally, the arriving Ge atoms pile up at the SiGe/BOX interface. In particular, FD-SGOI fabrication needs a longer oxidation time compared to partially depleted (PD) SGOI fabrication, and so this phenomenon becomes more severe and the interfacial trap density increases due to the presence of Ge pileup at the interface. This is corroborated by TEM and SIS capacitor results to be discussed later in this letter. Figure 2 displays the cross-sectional TEM images of the SGOI structure showing nice and sharp SiO 2 /SiGe/SiO 2 sandwiched structures. The thickness of the SiGe layer is 54 nm. The clear lattice images in the SiGe layer indicate that the rejected Ge atoms from the SiGe-oxide layer are located at the lattice points and there are no threading dislocations. However, the lattice structure disappears completely near the SiGe/BOX interface as shown in figure 2(c) . This phenomenon is due to Ge pileup as a result of the large diffusion coefficient difference between Ge in SiGe and SiO 2 [10, 11] , which is explained above in detail. It is well known that the melting point of SiGe decreases with increasing Ge content [12] . The melting point of the SGOI layer with 34% Ge diminishes to 1184
• C (the Ge fraction is determined by energy-dispersive x-ray spectrometry or EDS). At the SiGe/BOX interface, the Ge fraction is higher than 34% because of Ge pileup, and so the melting point of the SiGe layer is reduced to near the oxidation temperature (1150 • C). Consequently, the SiGe in the vicinity of the SiGe/BOX interface almost changes to a liquid phase at this temperature and the lattice structure is disrupted, as demonstrated by the TEM image. Figure 3 compares the high-resolution XRD results acquired from the following samples: (a) no oxidation but annealed at 1000
• C for 20 min and (b) 2 h oxidation at 1150
• C. The as-deposited sample was annealed at 1000
• C to relax the strain in the SiGe layer. In figure 3(a) , the narrow diffraction peak located at 34.18
• indicates that the as-deposited SiGe layer with 18% Ge is relaxed and has good crystal quality. After oxidation for 2 h, a slightly broader SiGe peak results indicating a steeper Ge gradient and more substantial Ge pileup at the SiGe/BOX interface as the SiGe layer is oxidized for a long time. The SiGe peak is observed to move away from the Si peak due to a higher Ge composition in the SiGe layer compared to the as-deposited SiGe layer. cycle. No Ge-O bonds are detected on the surface or at the interface, indicating no GeO 2 formation. However, a few Ge atoms break through the SiGe/BOX interface and diffuse into the BOX layer. Though the diffusion coefficient of Ge in SiO 2 is much lower than that in SiGe at high oxidation temperature, SiO 2 cannot block Ge diffusion completely [13] , and the diffusion depth is estimated to be about 3 nm according to the XPS depth profiles (0.3 nm/sputtering cycle). Compared to the thin SiGe layer of FD-SGOI, the influence of this diffusion depth is noticeable. A small number of Ge atoms are embedded in SiO 2 because of the Ge diffusion and inevitably result in interfacial traps and fixed oxide charges. Figure 5 (a) shows the high frequency (1 MHz) C-V curves measured from the SIS capacitor, which is illustrated in the inset. Since both the SiGe layer and silicon substrate are p-type, a negative gate bias depletes the SiGe film, while a positive bias depletes the Si substrate [14] . In general, the presence of fixed oxide charges shifts the C-V curve, while interfacial traps cause a 'stretch-out' [15] . In order to detect the interfacial traps and fixed oxide charges during the oxidation and condensation processes, Silvaco software is used to simulate the C-V curve of the FD-SGOI substrate. The parameters used in simulation are in accordance with that of the fabricated FD-SGOI. Compared to the simulation results in figure 5(b) , the experimental C-V curve is stretched under a negative gate bias corresponding to depletion of the SiGe/BOX interface, indicating an increase in interfacial trapped charges. Additionally, a small shift is observed in the C-V curve implying an increase in the fixed oxide charges. As mentioned before, a long oxidation time in the FD-SGOI fabrication causes Ge atoms to pile up at the SiGe/BOX interface and gives rise to a substantial number of interfacial trapped charges. At the same time, Ge diffusion into the BOX, albeit slight, leads to some interfacial trapped charges and fixed oxide charges located at the SiGe/BOX interface. This gives rise to an inferior SiGe/BOX interface that degrades the electrical properties of the FD-SGOI device. For FD-SGOI devices whose performance is mostly determined by the SiGe/BOX interface, a modified bonded-SGOI approach is a more promising solution [16] .
In conclusion, the SiGe/BOX interface determines the performance of FD-SGOI devices. We have characterized the SiGe/BOX interface and evaluated its impact on the electrical performance.
The Ge accumulation at the SiGe/BOX interface and diffusion into the BOX are found to result in a large number of interfacial trapped charges and fixed oxide charges, as revealed by the experimental C-V curves acquired from the SIS capacitor. Our results indicate that this SiGe/BOX interface must be improved, and a modified bonded-SGOI approach is suggested for FD-SGOI fabrication.
